


EXHIBIT 027

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
10. Method for exchanging messages in an integrated circuit comprising a plurality of modules,	<p>Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Lenovo IdeaPad Duet 3 Chromebook (hereinafter, the “Lenovo product”) performs a method for exchanging messages in an integrated circuit comprising a plurality of modules, either literally or under the doctrine of equivalents.</p> <p>The Lenovo product includes an integrated circuit. For example, the Lenovo product includes the Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div data-bbox="499 662 1008 1031">  </div> <div data-bbox="630 1120 882 1185"> <p>1 2 3 4</p> </div> <div data-bbox="1102 617 1701 738"> <h2>Lenovo IdeaPad Duet 3 Chromebook</h2> </div> <div data-bbox="1102 755 1701 787"> <p>Featuring a Snapdragon 7c Gen 2 Compute Platform</p> </div> <div data-bbox="1102 803 1795 1079"> <p>The Lenovo IdeaPad™ Duet 3 Chromebook is the ideal work and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display. Faster connectivity options, all-day battery life, and the more powerful, fanless and efficient performance of the Snapdragon® 7c Gen 2 platform gets things done while on the go. Work on the detachable keyboard or take notes and sketch with the optional Lenovo USI Pen 2.</p> </div> <div data-bbox="1123 1153 1291 1209"> <p>Learn More</p> </div>

¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="499 250 1755 326">https://www.qualcomm.com/products/application/mobile-computing/laptop-device-finder/lenovo-ideapad-duet-3-chromebook</p> <p data-bbox="499 370 1871 441">The Snapdragon SoC comprises a plurality of modules, for example Qualcomm Adreno GPU; Octa-core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 “Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="548 250 1316 358"> <p>Qualcomm® Snapdragon™</p> <p>7c Gen 2 Compute Platform</p> </div> <div data-bbox="1507 272 1822 354">  </div> <div data-bbox="548 472 911 508"> <p>Specifications & Features</p> </div> <div data-bbox="548 540 596 565"> <p>CPU</p> </div> <div data-bbox="548 578 911 683"> <ul style="list-style-type: none"> • CPU Clock Speed: Up to 2.55 GHz • CPU Cores: Octa-core Qualcomm® Kryo™ 468 CPU • CPU Architecture: 64-bit </div> <div data-bbox="548 704 625 729"> <p>Process</p> </div> <div data-bbox="548 742 789 768"> <ul style="list-style-type: none"> • Process Technology: 8 nm </div> <div data-bbox="548 787 661 812"> <p>OS Support</p> </div> <div data-bbox="548 824 884 880"> <ul style="list-style-type: none"> • Supports Windows 10 and Windows 11 • Chrome OS </div> <div data-bbox="548 901 632 925"> <p>Memory</p> </div> <div data-bbox="548 938 900 964"> <ul style="list-style-type: none"> • Memory Type: 2 x 16-bit, LPDDR4x-4266 </div> <div data-bbox="548 982 630 1008"> <p>Storage</p> </div> <div data-bbox="548 1019 768 1045"> <ul style="list-style-type: none"> • UFS: eMMC 5.1; UFS 2.1 </div> <div data-bbox="548 1063 716 1089"> <p>Visual Subsystem</p> </div> <div data-bbox="548 1102 837 1127"> <ul style="list-style-type: none"> • GPU: Qualcomm® Adreno™ GPU </div> <div data-bbox="548 1146 630 1170"> <p>Camera</p> </div> <div data-bbox="548 1183 924 1261"> <ul style="list-style-type: none"> • Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit • Dual Camera, ZSL, 30fps: Up to 16 MP </div> <div data-bbox="982 540 1043 565"> <p>Video</p> </div> <div data-bbox="982 578 1369 706"> <ul style="list-style-type: none"> • Video Playback: Up to 4K HDR10 • Codec Support: H.265 (HEVC), H.264 (AVC), VP9 • Video Software: Motion Compensated Temporal Filtering (MCTF) </div> <div data-bbox="982 725 1060 751"> <p>Display</p> </div> <div data-bbox="982 764 1337 870"> <ul style="list-style-type: none"> • Max On-Device Display: QXGA @ 60Hz, FHD @ 60Hz • Max External Display: QHD @ 60Hz • Display Pixels: 2560x1440, 2048x1536 </div> <div data-bbox="982 891 1119 915"> <p>General Audio</p> </div> <div data-bbox="982 928 1360 1050"> <ul style="list-style-type: none"> • Qualcomm Aqstic technology: Qualcomm Aqstic™ audio codec, Qualcomm Aqstic smart speaker amplifier • Qualcomm® aptX™ audio playback support: aptX, aptX HD </div> <div data-bbox="982 1070 1134 1096"> <p>Audio Playback</p> </div> <div data-bbox="982 1109 1350 1183"> <ul style="list-style-type: none"> • PCM, Playback: Up to 384kHz/32bit • Additional Playback Features: Native DSD support </div> <div data-bbox="982 1203 1190 1229"> <p>Qualcomm® AI Engine</p> </div> <div data-bbox="982 1242 1293 1266"> <ul style="list-style-type: none"> • AIE CPU: Octa-core Kryo 468 CPU </div> <div data-bbox="1409 537 1814 727"> <ul style="list-style-type: none"> • Uplink Technology: Qualcomm® Snapdragon™ Upload+ • Uplink Carrier Aggregation: 2x20 MHz carrier aggregation • Uplink QAM: Up to 64-QAM • LTE Speed • LTE Peak Download Speed: 600 Mbps </div> <div data-bbox="1409 747 1478 771"> <p>Wi-Fi</p> </div> <div data-bbox="1409 784 1761 920"> <ul style="list-style-type: none"> • Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n • Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz • MIMO Configuration: 2x2 (2-stream) • Qualcomm® FastConnect™ Subsystem </div> <div data-bbox="1409 940 1589 964"> <p>Bluetooth Version</p> </div> <div data-bbox="1409 977 1560 1003"> <ul style="list-style-type: none"> • Bluetooth 5.0 </div> <div data-bbox="1409 1023 1554 1049"> <p>GPS Location</p> </div> <div data-bbox="1409 1062 1793 1109"> <ul style="list-style-type: none"> • Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS </div> <div data-bbox="1409 1127 1503 1153"> <p>Security</p> </div> <div data-bbox="1409 1166 1707 1250"> <ul style="list-style-type: none"> • Qualcomm® Processor Security • Qualcomm® Content Protection • Wi-Fi Security: WPA3 </div>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="506 248 1883 857"> <p>Camera</p> <ul style="list-style-type: none"> Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit Dual Camera, ZSL, 30fps: Up to 16 MP Single Camera, ZSL, 30fps: Up to 32 MP Camera Features: Multi-frame Noise Reduction (MFNR) Video Capture Features: Rec. 2020 color gamut video capture, Up to 10-bit color depth video capture <p>CAMERA FEATURES</p> <ul style="list-style-type: none"> Advanced DPD, WPA3 Multi-Frame Noise Reduction (MFNR) and Multi-Frame Super Resolution (MFSR) Forward-looking Electronic Image Stabilization (EIS) Motion Compensated Temporal filtering (MCTF) for noise-free video capture up to UHD (4K) at 30 FPS Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2) <p>Qualcomm® AI Engine</p> <ul style="list-style-type: none"> AI Engine CPU: Octa-core Kryo 468 CPU AI Engine GPU: Adreno GPU AI Engine DSP: Qualcomm® Hexagon™ 692 DSP <p>Cellular Modem</p> <ul style="list-style-type: none"> Modem Name: Snapdragon X15 LTE modem LTE Category Downlink LTE Category: LTE Category 12 Uplink LTE Category: LTE Category 13 LTE Downlink Features Downlink Carrier Aggregation: 3x20 MHz carrier aggregation Downlink LTE MIMO: Up to 4x4 MIMO on two carriers Downlink QAM: Up to 256-QAM, Up to 64-QAM LTE Uplink Features <p>Additional Playback Features: Native DSD support</p> <ul style="list-style-type: none"> Qualcomm® Processor Security Qualcomm® Content Protection Wi-Fi Security: WPA3 </div> <p>https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/prod_brief_qcom_sd7c_gen2.pdf</p> <p>The Snapdragon SoC included in the Lenovo product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) to exchange messages:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="512 256 1064 940"><p data-bbox="558 305 768 354">Qualcomm</p><p data-bbox="558 557 1003 735">Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</p><div data-bbox="661 805 909 878">LEARN MORE »</div></div> <p data-bbox="499 992 1713 1026">https://web.archive.org/web/20210514110614/https://www.artemis.com/customers</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 “Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p style="text-align: center;">Certain Arteris Technology Assets Acquired</p> <p style="text-align: center;">by Kurt Shuler, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.</p> <p style="text-align: center;">ARTERIS</p> <p style="text-align: center;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p>https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</p> <p>The Arteris NoC exchanges messages in the Snapdragon SoC included in the Lenovo product.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
the messages between the modules being	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC exchanges messages between modules in the Snapdragon SoC included in the Lenovo product over connections via a network, wherein said connections comprises a set of communication

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
<p>exchanged over connections via a network, wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable,</p>	<p>channels each having a set of connection properties any communication channel being independently configurable, either literally or under the doctrine of equivalents.</p> <p>A large SoC, such as the Snapdragon SoC included in the Lenovo product may include multiple classes of Arteris NoC interconnect network:</p> <div data-bbox="525 487 1869 1153"> <h3 style="color: orange;">Logical Interconnect Topology Development</h3> <p>FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <ul style="list-style-type: none"> • ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> – Non-coherent, Coherent, Control/Status, Observability, etc. • Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility </div> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>The Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC to exchange messages over connections via a network, wherein said connections comprises a set of communication channels that are independently configurable.</p> <p>For example, in the the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>Connections within the Arteris NoC network may be defined by a connectivity table:</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim

Lenovo Product Including Snapdragon System on Chip¹

Connectivity Map → Interconnect Connections → Layout



DC-Topographical

- Connectivity table defines interconnect connections within the floorplan
- Routes must pass through available channels in the floorplan
- Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU

ARTERISIP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 12

See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.

In the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres. – Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control”:

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.1.3 Physical Layer</p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313-314.</p> <p>The Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC's connections that comprise a set of communication channels each having a set of connection properties, any communication channel being independently configurable.</p> <p>For example, as noted above, in the Arteris NoC, “[o]ne link (represented in Figure 11.1) defines the following signals... Pres. – Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service) [and] RxRdy – flow control.”</p> <p>In the Arteris NoC implements Quality of Service (QoS) to “provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p data-bbox="541 282 1843 354">* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <p data-bbox="499 386 1801 457">Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 315-316.</p> <p data-bbox="499 506 1759 578">As a further illustration, the Arteris NoC “addresses ... varied QoS needs in many ways,” including “Dynamic Packet Priorities” and “Dynamic Pressure Propagation”:</p> <h2 data-bbox="541 630 1669 766">Arbitration: Dynamic Packet Priorities & Dynamic Pressure Propagation</h2> <p data-bbox="541 831 1696 1052">Arteris Network on Chip technology addresses these varied QoS needs in many ways: First, the interconnect assigns priorities to transactions to ensure they arrive at the target in the proper order to meet system requirements. Priority levels can be attached to individual packets or to all transactions pending on a socket. The interconnect can also assign Dynamic Packet Priorities at runtime.</p> <p data-bbox="541 1117 1669 1338">Second, the interconnect can sense when high priority packets may be blocked or slowed due to downstream traffic congestion and can then clear a path for these high priority packets. This technology, called Dynamic Pressure Propagation, is analogous to a fire truck racing down city streets: All traffic pulls to the side of the road to let the fire truck through.</p> <p data-bbox="499 1370 1354 1403">https://www.arteris.com/end-to-end-quality-of-service-qos</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>As a further illustration, “QoS information may be generated from within the [Arteris] NoC interconnect using Arteris’ QoS Generator”:</p> <h2 data-bbox="527 418 1478 483">Bandwidth Limiters and Rate Regulators</h2> <p>Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris’ QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:</p> <ul style="list-style-type: none"> <li data-bbox="573 841 1638 966">➤ Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded. <li data-bbox="573 982 1703 1161">➤ Rate Regulators – Rate regulators cause a socket’s transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled. <p data-bbox="499 1185 1356 1221">https://www.arteris.com/end-to-end-quality-of-service-qos</p> <p>As a further illustration, the Arteris NoC uses “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level”:</p> <p>Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p>In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p>See Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf, at pg.16.</p> <p>For the other traffic, “the configuration can be done in architecture”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> ● Best effort traffic can be left untouched. ● Latency sensitive traffic may have its urgency modulated as a function of the transaction: <i>Normal</i> for writes and <i>important</i> for reads. ● Soft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives: <i>Critical</i> until a specified bandwidth is obtained on a sliding 4 microsecond window, and <i>normal</i> thereafter. These settings are set through configuration registers and may be modified while the interconnect is running. The mechanism is called a bandwidth regulator. ● On the real-time modem data port, the hurry is fixed at a critical level. <p><i>Id.</i> at 18.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes may be mapped onto the Arteris interconnect topology:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim

Lenovo Product Including Snapdragon System on Chip¹

Memory NoC: Interconnect Topology – Traffic Classes

Classify your IP connections per class of traffic:

Best Effort (BE)	Image system
Low Latency (LL)	SRAM
High Bandwidth (HB)	Main/Coherency

The screenshot shows a configuration window with a grid of traffic class assignments. The grid has rows for different IP blocks and columns for different traffic classes. The traffic classes are: Best Effort (BE), Low Latency (LL), and High Bandwidth (HB). The IP blocks are: CSI/I/O, DSI/I/O, FromCohNoCMem/I/O, FromMainNoC/I/O, and ISP/I/O. The assignments are as follows:

IP Block	BE	LL	HB
CSI/I/O	BE		
DSI/I/O	BE		
FromCohNoCMem/I/O		LL	HB
FromMainNoC/I/O		LL	HB
ISP/I/O	BE		



ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 13

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p> <div style="display: flex; justify-content: space-around;">   </div>

ARTERIS IP

ISPD 2018, 28 March 2018

Copyright © 2018 Arteris IP | 16

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<div data-bbox="535 300 1291 349" style="color: orange; text-align: center;"> <h2>Memory Access Traffic Classes</h2> </div> <div data-bbox="546 365 1438 909"> <p>The diagram illustrates the memory access traffic classes within a system on chip. It shows a Compute Cluster with CPU big and CPU little, GPU, DSP, and MMU. These are connected to a NoC (Network-on-Chip) which includes a Proxy Cache and AXI Ports. The NoC is further connected to a Memory NoC, which includes a Scheduler (Sched 0, Sched 1, Sched 2, Sched 3) and a Direct Memory Access (DMA) block. The Memory NoC is connected to SRAM and DRAM. The diagram uses four traffic classes: Cache Coherent (CC) in orange, Low Latency (LL) in green, High Bandwidth (HB) in purple, and Best Effort (BE) in blue. The legend indicates: CC for Cache Coherent within Compute Cluster, LL for Low Latency to SRAM, HB for High Bandwidth to DRAM & Cache Fill, and BE for Best Effort for Peripherals & DMA. The diagram also shows various peripheral blocks like VideoNoC, QoS, and Configuration.</p> </div> <div data-bbox="1470 365 1827 909"> <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained </div> <div data-bbox="504 974 1869 1006" style="text-align: center;"> <p>ARTERIS IP ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 11</p> </div> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p> <p>As a further illustration, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTTP packets” and “[s]ome features [of the switch] can be software-controlled at runtime through the service network”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.3.1 Switching</p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 “Apparatus and method for communicating in an integrated circuit”



U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>As a further illustration, the “Pres.” signal in the NTTP packet “[i]ndicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).”</p> <p>FIGURE 11.2 NTTP packet structure.</p> <p><i>See id.</i> at 313, 314.</p> <p>As a further illustration, in the Arteris NoC, “the routing tables actually used in the switch are parameterizable for each input port of the switch. It is thus possible to use different routing tables for each switch input. Routing tables can optionally be programmed via the service network interface; in this case, their configuration registers appear in the switch register address map.”</p> <p><i>See id.</i> at 322.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
<p>wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module</p>	<p>Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC in the Snapdragon SoC included in the Lenovo product has connections through the network that support transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>
and further comprising the steps of: the first module issuing a request	In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the first module issues a request for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels, either literally or under the doctrine of equivalents.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels;	<p>The first module of the Snapdragon SoC included in the Lenovo product utilizes the Arteris NoC to issue a request for a connection with the second module to a communication manager.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>The request issued by first module of the Snapdragon SoC included in the Lenovo product comprises desired connection properties associated with the sets of communication channels.</p> <p>For example, in the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres.—</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control”:</p> <p>11.3.1.3 Physical Layer</p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:

- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTPP communications.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313-314.</p> <p>As a further example, in the Arteris NoC, “QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed” and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>* Note that in the NTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p>FIGURE 11.2 NTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 315-316.</p> <p>As a further example, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTP packets” and the router architecture includes blocks such as “Input Controller,” “Flow Control” and “Crossbar (Flow control)”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.3.1 Switching</p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”



U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
the communication manager forwarding the request to a resource manager; the resource manager determining whether a target connection with the desired connection properties is available;	<p>In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the communication manager forwards the request to a resource manager and the resource manager determines whether a target connection with the desired connection properties is available, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by Snapdragon SoC included in the Lenovo product, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]” and the router architecture includes blocks such as “Input Controller,” “Flow Control,” “Crossbar (Flow control)” “Route Table” and “Arbiter”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.3.1 Switching</p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 “Apparatus and method for communicating in an integrated circuit”



U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>As a further illustration, in the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</p>
the resource manager responding with the availability of the target connection to the communication manager; and	<p>In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the resource manager responds with the availability of the target connection to the communication manager, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee – at most one connection per row – is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p>
<p>the target connection between the first and second module being established based on the available properties of said communication channels of said connection.</p>	<p>In the Arteris NoC in the Snapdragon SoC included in the Lenovo product, the target connection between the first and second module is established based on the available properties of said communication channels of said connection, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)*“Apparatus and method for communicating in an integrated circuit”*


'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>11.3.3.1 Switching</p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 “Apparatus and method for communicating in an integrated circuit”



U.S. Patent No. 7,373,449 (Radulescu and Goossens)

“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<p>In the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</p> <p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee — at most one connection per row — is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p> <p>As a further illustration, in the Arteris NoC, “[t]he crossbar implements datapath connection between inputs and outputs. It uses the connection matrix produced by the arbiter to determine which connections must be established. It is equivalent to a set of m muxes (one per output port), each having n inputs (one per input port).”</p> <p><i>Id.</i> at 323.</p>